Sciweavers

2504 search results - page 205 / 501
» Architectural Design of Flexible Process Management Technolo...
Sort
View
HPCA
2002
IEEE
16 years 7 months ago
Evaluation of a Multithreaded Architecture for Cellular Computing
Cyclops is a new architecture for high performance parallel computers being developed at the IBM T. J. Watson Research Center. The basic cell of this architecture is a single-chip...
Calin Cascaval, José G. Castaños, Lu...
DATE
2007
IEEE
92views Hardware» more  DATE 2007»
16 years 1 months ago
Dynamic power management under uncertain information
This paper tackles the problem of dynamic power management (DPM) in nanoscale CMOS design technologies that are typically affected by increasing levels of process, voltage, and te...
Hwisung Jung, Massoud Pedram
ICSM
1996
IEEE
15 years 11 months ago
A Design Environment for Migrating Relational to Object Oriented Database Systems
: Object-oriented technology has become mature enough to satisfy many new requirements coming from areas like computer-aided design (CAD), computer-integrated manufacturing (CIM), ...
Jens H. Jahnke, Wilhelm Schäfer, Albert Z&uum...
ISLPED
2009
ACM
168views Hardware» more  ISLPED 2009»
16 years 1 months ago
A 60fps 496mW multi-object recognition processor with workload-aware dynamic power management
An energy efficient object recognition processor is proposed for real-time visual applications. Its energy efficiency is improved by lowering average power consumption while susta...
Joo-Young Kim, Seungjin Lee, Jinwook Oh, Minsu Kim...
ERSA
2006
98views Hardware» more  ERSA 2006»
15 years 8 months ago
Hydra: An Energy-efficient and Reconfigurable Network Interface
Abstract-- In heterogeneous tiled System-on-Chip architectures a Network-on-Chip is used to transport messages between processing elements. A reconfigurable network interface is us...
Marcel D. van de Burgwal, Gerard J. M. Smit, Gerar...