3256 search results - page 200 / 652 » Applications of Formal Methods to System Design and Verifica... |
149
click to vote
FMCAD
1998
Springer
15 years 10 months ago
1998
Springer
Executable formal speci cation can allow engineers to test (or simulate) the speci ed system on concrete data before the system is implemented. This is beginning to gain acceptance...
199
click to vote
CCS
2008
ACM
15 years 8 months ago
2008
ACM
It is generally believed that by combining several diverse intrusion detectors (i.e., forming an IDS ensemble), we may achieve better performance. However, there has been very lit...
180
click to vote
DLOG
2003
15 years 7 months ago
2003
In this chapter, we are concerned with the relationship between Description Logics and other formalisms, regardless of whether they were designed for knowledge representation issu...
194
click to vote
ISORC
1999
IEEE
15 years 10 months ago
1999
IEEE
We describe the design of VIP, a graphical front-end to the model checker SPIN. VIP supports a visual formalism, called v-Promela that connects the model checker to modern hierarc...
196
click to vote
IASTEDSEA
2004
15 years 7 months ago
2004
Program transformation through the repeated application of simple rewrite rules is conducive to formal verification. In practice, program transformation oftentimes requires data t...