3256 search results - page 189 / 652 » Applications of Formal Methods to System Design and Verifica... |
241
click to vote
AGTIVE
2007
Springer
15 years 10 months ago
2007
Springer
Abstract. In runtime monitoring, a programmer specifies code to execute whenever a sequence of events occurs during program execution. Previous and related work has shown that runt...
170
click to vote
SBCCI
2005
ACM
16 years 7 hour ago
2005
ACM
The designer of a system on a chip (SoC) that connects IP cores through a network on chip (NoC) needs methods to support application performance evaluation. Two key aspects these ...
195
click to vote
CODES
2007
IEEE
15 years 10 months ago
2007
IEEE
System-level and Platform-based design, along with Transaction Level modeling (TLM) techniques and languages like SystemC, appeared as a response to the ever increasing complexity...
183
click to vote
ECAI
2008
Springer
15 years 8 months ago
2008
Springer
Formal verification based on model checking provides a powerful technology to query qualitative models of dynamical systems. The application of model-checking approaches is hamper...
308
click to vote
NFM
2011
15 years 1 months ago
2011
Synthesis of finite-state machines from linear-time temporal logic (LTL) formulas is an important formal specification debugging technique for reactive systems and can quickly ge...