Sciweavers

5481 search results - page 788 / 1097
» Application Analysis for Parallel Processing
Sort
View
PDPTA
2000
15 years 8 months ago
Fast Communication Mechanisms in Coarse-grained Dynamically Reconfigurable Array Architectures
The paper focuses on coarse-grained dynamically reconfigurable array architectures promising performance and flexibility for different challenging application areas, e. g. future ...
Jürgen Becker, Manfred Glesner, Ahmad Alsolai...
CAL
2007
15 years 6 months ago
Low-Cost Microarchitectural Support for Improved Floating-Point Accuracy
Abstract—Some processors designed for consumer applications, such as Graphics Processing Units (GPUs) and the CELL processor, promise outstanding floating-point performance for ...
William R. Dieter, A. Kaveti, Henry G. Dietz
TVLSI
2008
85views more  TVLSI 2008»
15 years 6 months ago
Low-Complexity Policies for Energy-Performance Tradeoff in Chip-Multi-Processors
Chip-Multi-Processors (CMP) utilize multiple energy-efficient Processing Elements (PEs) to deliver high performance while maintaining an efficient ratio of performance to energy-c...
A. Elyada, Ran Ginosar, Uri Weiser
CORR
2002
Springer
156views Education» more  CORR 2002»
15 years 6 months ago
MPICH-G2: A Grid-Enabled Implementation of the Message Passing Interface
Application development for distributed-computing ``Grids'' can benefit from tools that variously hide or enable application-level management of critical aspects of the ...
Nicholas T. Karonis, Brian R. Toonen, Ian T. Foste...
SIGMETRICS
2010
ACM
180views Hardware» more  SIGMETRICS 2010»
15 years 5 months ago
Route oracle: where have all the packets gone?
Many network-management problems in large backbone networks need the answer to a seemingly simple question: where does a given IP packet, entering the network at a particular plac...
Yaping Zhu, Jennifer Rexford, Subhabrata Sen, Aman...