Sciweavers

5481 search results - page 314 / 1097
» Application Analysis for Parallel Processing
Sort
View
JDM
2000
128views more  JDM 2000»
15 years 6 months ago
Distributed Database Design for Mobile Geographical Applications
Advanced Traveler Information Systems (ATIS) require e cient information retrieval and updating in a dynamic environment at di erent geographical scales. ATIS applications are use...
Manhoi Choy, Mei-Po Kwan, Hong Va Leong
HICSS
2006
IEEE
164views Biometrics» more  HICSS 2006»
16 years 23 days ago
A Methodology for Generating Application-Specific Heterogeneous Processor Arrays
Hardware designers are increasingly turning to Single Chip Multi-Processors to achieve power and throughput goals. To further increase performance for a specific application the c...
Stephen D. Craven, Cameron Patterson, Peter M. Ath...
GLVLSI
2003
IEEE
173views VLSI» more  GLVLSI 2003»
16 years 15 hour ago
40 MHz 0.25 um CMOS embedded 1T bit-line decoupled DRAM FIFO for mixed-signal applications
An embedded 40 MHz FIFO buffer for use in mixed-signal information processing applications is presented. The buffer design uses a 1T DRAM topology for its unit memory cell compone...
Michael I. Fuller, James P. Mabry, John A. Hossack...
RECOMB
2007
Springer
16 years 7 months ago
Production-Passage-Time Approximation: A New Approximation Method to Accelerate the Simulation Process of Enzymatic Reactions
Abstract. Given the substantial computational requirements of stochastic simulation, approximation is essential for efficient analysis of any realistic biochemical system. This pap...
Hiroyuki Kuwahara, Chris J. Myers
ICPP
2002
IEEE
15 years 11 months ago
Optimal Code Size Reduction for Software-Pipelined Loops on DSP Applications
Code size expansion of software-pipelined loops is a critical problem for DSP systems with strict code size constraint. Some ad-hoc code size reduction techniques were used to try...
Qingfeng Zhuge, Zili Shao, Edwin Hsing-Mean Sha