Sciweavers

2204 search results - page 164 / 441
» Analyzing architectural styles
Sort
View
FPGA
2005
ACM
215views FPGA» more  FPGA 2005»
16 years 5 days ago
Design, layout and verification of an FPGA using automated tools
Creating a new FPGA is a challenging undertaking because of the significant effort that must be spent on circuit design, layout and verification. It currently takes approximately ...
Ian Kuon, Aaron Egier, Jonathan Rose
CODES
2003
IEEE
15 years 12 months ago
Design space exploration of a hardware-software co-designed GF(2m) galois field processor for forward error correction and crypt
This paper describes a hardware-software co-design approach for flexible programmable Galois Field Processing for applications which require operations over GF(2m ), such as RS an...
Wei Ming Lim, Mohammed Benaissa
CASES
2005
ACM
15 years 8 months ago
An Esterel processor with full preemption support and its worst case reaction time analysis
The concurrent synchronous language Esterel allows proto treat reactive systems in an abstract, concise manner. An Esterel program is typically first translated into other, non-s...
Xin Li, Jan Lukoschus, Marian Boldt, Michael Harde...
HPCA
2003
IEEE
16 years 7 months ago
Active I/O Switches in System Area Networks
We present an active switch architecture to improve the performance of systems connected via system area networks. Our programmable active switches not only flexibly route packets...
Ming Hao, Mark Heinrich
AINA
2008
IEEE
16 years 1 months ago
XOP: Sharing XML Data Objects through Peer-to-Peer Networks
This paper describes an architecture for sharing data in XML format through a peer-to-peer (P2P) network, which interconnects devices ranging from high-end servers to mobile devic...
Itamar de Rezende, Frank Siqueira