Sciweavers

2036 search results - page 175 / 408
» Analysis of the XC6000 Architecture for Embedded System Desi...
Sort
View
SIES
2007
IEEE
16 years 23 days ago
Real-time characteristics of Switched Ethernet for "1553B"-Embedded Applications: Simulation and Analysis
In our previous work [1], Full Duplex Switched Ethernet was put forward as an attractive candidate to replace the MIL-STD 1553B data bus, in next generation "1553B"embedd...
Ahlem Mifdaoui, Fabrice Frances, Christian Fraboul
DATE
2007
IEEE
92views Hardware» more  DATE 2007»
16 years 25 days ago
Overcoming glitches and dissipation timing skews in design of DPA-resistant cryptographic hardware
Cryptographic embedded systems are vulnerable to Differential Power Analysis (DPA) attacks. In this paper, we propose a logic design style, called as Precharge Masked Reed-Muller ...
Kuan Jen Lin, Shan Chien Fang, Shih Hsien Yang, Ch...
DAC
2009
ACM
15 years 11 months ago
Heterogeneous code cache: using scratchpad and main memory in dynamic binary translators
Dynamic binary translation (DBT) can be used to address important issues in embedded systems. DBT systems store translated code in a software-managed code cache. Unlike general-pu...
José Baiocchi, Bruce R. Childers
DAC
2003
ACM
16 years 7 months ago
Dynamic hardware/software partitioning: a first approach
Partitioning an application among software running on a microprocessor and hardware co-processors in on-chip configurable logic has been shown to improve performance and energy co...
Greg Stitt, Roman L. Lysecky, Frank Vahid
DAC
2009
ACM
16 years 7 months ago
Optimal static WCET-aware scratchpad allocation of program code
Caches are notorious for their unpredictability. It is difficult or even impossible to predict if a memory access will result in a definite cache hit or miss. This unpredictabilit...
Heiko Falk, Jan C. Kleinsorge