948 search results - page 96 / 190 » Analysis of SITA policies |
197
click to vote
TC
2008
15 years 6 months ago
2008
On-chip interconnection networks (OCINs) have emerged as a modular and scalable solution for wire delay constraints in deep submicron VLSI design. OCIN research has shown that the ...
177
click to vote
MST
2002
15 years 6 months ago
2002
We study the average number of delays suffered by packets routed using greedy (work conserving) scheduling policies. We obtain tight bounds on the worst-case average number of del...
197
click to vote
INFOCOM
2010
IEEE
15 years 4 months ago
2010
IEEE
—It is a well known fact that user-chosen passwords are somewhat predictable: by using tools such as dictionaries or probabilistic models, attackers and password recovery tools c...
179
click to vote
INFOCOM
2010
IEEE
15 years 4 months ago
2010
IEEE
Abstract—The queueing performance of a (secondary) cognitive user is investigated for a hierarchical network where there are N independent and identical primary users. Each prima...
174
click to vote
TCOM
2010
15 years 4 months ago
2010
Abstract—In packet communication systems, a header is attached to the transmitted packet at each layer. The overhead due to the transmission of the individual header can have a s...