5268 search results - page 583 / 1054 » Analysis of Design Process Dynamics |
188
click to vote
ISICT
2003
15 years 8 months ago
2003
: Formal verification provides a rigid and thorough means of evaluating the correctness of cryptographic protocols so that even subtle defects can be identified. As the application...
155
click to vote
JUCS
2008
15 years 7 months ago
2008
: This paper summarizes a model of interaction for CVEs inspired by the process followed in human communication in the real world, detailing both the main elements and the communic...
177
click to vote
DATE
2010
IEEE
15 years 5 months ago
2010
IEEE
Abstract—The SPEEDS project is aimed at making rich components models (RCM) into a mature framework in all phases of the design of complex distributed embedded systems. The RCM m...
162
click to vote
TASE
2008
IEEE
15 years 6 months ago
2008
IEEE
Maintaining an asset with life-limited parts, e.g., a jet engine or an electric generator, may be costly. Certain costs, e.g., setup cost, can be shared if some parts of the asset ...
290
click to vote
VLSI
2007
Springer
16 years 1 months ago
2007
Springer
Abstract—Analysis and verification environments for nextgeneration nano-scale RFIC designs must be able to cope with increasing design complexity and to account for new effects,...