Sciweavers

3120 search results - page 83 / 624
» An optimal architecture for a DDC
Sort
View
ISQED
2007
IEEE
124views Hardware» more  ISQED 2007»
16 years 14 days ago
Multi-Dimensional Circuit and Micro-Architecture Level Optimization
This paper studies multi-dimensional optimization at both circuit and micro-architecture levels. By formulating and solving the optimization problem with conflicting design objec...
Zhenyu Qi, Matthew M. Ziegler, Stephen V. Kosonock...
IPPS
2008
IEEE
16 years 18 days ago
Towards a decentralized architecture for optimization
We introduce a generic framework for the distributed execution of combinatorial optimization tasks. Instead of relying on custom hardware (like dedicated parallel machines or clus...
Marco Biazzini, Mauro Brunato, Alberto Montresor
CHES
2007
Springer
154views Cryptology» more  CHES 2007»
16 years 11 days ago
Multi-gigabit GCM-AES Architecture Optimized for FPGAs
Abstract. This paper presents a design-space exploration of the Galois/Counter Mode (GCM) algorithm with Advanced Encryption Standard (AES) as underlying block cipher for high thro...
Stefan Lemsitzer, Johannes Wolkerstorfer, Norbert ...
ICAC
2005
IEEE
15 years 11 months ago
Self-Optimizing Architecture for QoS Provisioning in Differentiated Services
This paper presents a scalable and self-optimizing architecture for Quality-of-Service (QoS) provisioning in the Differentiated Services (DiffServ) framework. The proposed archite...
Daniel Yagan, Chen-Khong Tham
ISCAS
2005
IEEE
156views Hardware» more  ISCAS 2005»
15 years 11 months ago
Optimal 2 sub-bank memory architecture for bit plane coder of JPEG2000
—JPEG2000 image compression standard is designed to cater the needs of a large span of applications including numerous consumer products. However, its use is still restricted due...
Amit Kumar Gupta, Saeid Nooshabadi, David S. Taubm...