3120 search results - page 82 / 624 » An optimal architecture for a DDC |
139
click to vote
ISCAS
2002
IEEE
15 years 11 months ago
2002
IEEE
The optimal architecture of personal digital assistants (PDA) system for real-time 3D graphics was analyzed by simulating the 3D applications on the various Advanced RISC Machines...
169
click to vote
IPPS
2006
IEEE
16 years 6 days ago
2006
IEEE
In this paper, we present a novel approach for parallel sorting on stream processing architectures. It is based on adaptive bitonic sorting. For sorting n values utilizing p strea...
153
click to vote
IPPS
2007
IEEE
16 years 14 days ago
2007
IEEE
Compiler technology for multimedia extensions must effectively utilize not only the SIMD compute engines but also the various levels of the memory hierarchy: superword registers,...
142
click to vote
DAC
2010
ACM
15 years 9 months ago
2010
ACM
Networks-on-chip (NoCs) are becoming increasingly important in general-purpose and application-specific multi-core designs. Although uniform router configurations are appropriate ...