Sciweavers

3120 search results - page 82 / 624
» An optimal architecture for a DDC
Sort
View
ISCAS
2002
IEEE
78views Hardware» more  ISCAS 2002»
15 years 11 months ago
Optimization of portable system architecture for real-time 3D graphics
The optimal architecture of personal digital assistants (PDA) system for real-time 3D graphics was analyzed by simulating the 3D applications on the various Advanced RISC Machines...
Ju-Ho Sohn, Ramchan Woo, Hoi-Jun Yoo
IPPS
2006
IEEE
16 years 6 days ago
GPU-ABiSort: optimal parallel sorting on stream architectures
In this paper, we present a novel approach for parallel sorting on stream processing architectures. It is based on adaptive bitonic sorting. For sorting n values utilizing p strea...
Alexander Greß, Gabriel Zachmann
IPPS
2007
IEEE
16 years 14 days ago
Model-Guided Empirical Optimization for Multimedia Extension Architectures: A Case Study
Compiler technology for multimedia extensions must effectively utilize not only the SIMD compute engines but also the various levels of the memory hierarchy: superword registers,...
Chun Chen, Jaewook Shin, Shiva Kintali, Jacqueline...
DAC
2010
ACM
15 years 9 months ago
Trace-driven optimization of networks-on-chip configurations
Networks-on-chip (NoCs) are becoming increasingly important in general-purpose and application-specific multi-core designs. Although uniform router configurations are appropriate ...
Andrew B. Kahng, Bill Lin, Kambiz Samadi, Rohit Su...