Sciweavers

3120 search results - page 566 / 624
» An optimal architecture for a DDC
Sort
View
IPPS
2002
IEEE
15 years 11 months ago
A SIMD Vectorizing Compiler for Digital Signal Processing Algorithms
Short vector SIMD instructions on recent microprocessors, such as SSE on Pentium III and 4, speed up code but are a major challenge to software developers. We present a compiler t...
Franz Franchetti, Markus Püschel
ISSS
2002
IEEE
139views Hardware» more  ISSS 2002»
15 years 11 months ago
Multiprocessor Mapping of Process Networks: A JPEG Decoding Case Study
We present a system-level design and programming method for embedded multiprocessor systems. The aim of the method is to improve the design time and design quality by providing a ...
Erwin A. de Kock
DAC
2009
ACM
15 years 10 months ago
Heterogeneous code cache: using scratchpad and main memory in dynamic binary translators
Dynamic binary translation (DBT) can be used to address important issues in embedded systems. DBT systems store translated code in a software-managed code cache. Unlike general-pu...
José Baiocchi, Bruce R. Childers
ICS
2009
Tsinghua U.
15 years 10 months ago
Single-particle 3d reconstruction from cryo-electron microscopy images on GPU
Single-particle 3D reconstruction from cryo-electron microscopy (cryo-EM) images is a kernel application of biological molecules analysis, as the computational requirement of whic...
Guangming Tan, Ziyu Guo, Mingyu Chen, Dan Meng
AGENTS
2001
Springer
15 years 10 months ago
Principles of intention reconsideration
We present a framework that enables a belief-desire-intention (BDI) agent to dynamically choose its intention reconsideration policy in order to perform optimally in accordance wi...
Martijn C. Schut, Michael Wooldridge