Sciweavers

3120 search results - page 556 / 624
» An optimal architecture for a DDC
Sort
View
MICRO
2005
IEEE
140views Hardware» more  MICRO 2005»
15 years 11 months ago
Dynamic Helper Threaded Prefetching on the Sun UltraSPARC CMP Processor
Data prefetching via helper threading has been extensively investigated on Simultaneous MultiThreading (SMT) or Virtual Multi-Threading (VMT) architectures. Although reportedly la...
Jiwei Lu, Abhinav Das, Wei-Chung Hsu, Khoa Nguyen,...
VLSID
2005
IEEE
120views VLSI» more  VLSID 2005»
15 years 11 months ago
On Finding Consecutive Test Vectors in a Random Sequence for Energy-Aware BIST Design
During pseudorandom testing, a significant amount of energy and test application time is wasted for generating and for applying “useless” test vectors that do not contribute t...
Sheng Zhang, Sharad C. Seth, Bhargab B. Bhattachar...
ASPDAC
2005
ACM
140views Hardware» more  ASPDAC 2005»
15 years 11 months ago
A multi-level transmission line network approach for multi-giga hertz clock distribution
-In high performance systems, process variations and fluctuations of operating environments have significant impact on the clock skew. Recently, hybrid structures of H-tree and m...
Hongyu Chen, Chung-Kuan Cheng
ISLPED
2005
ACM
150views Hardware» more  ISLPED 2005»
15 years 11 months ago
Fast configurable-cache tuning with a unified second-level cache
Tuning a configurable cache subsystem to an application can greatly reduce memory hierarchy energy consumption. Previous tuning methods use a level one configurable cache only, or...
Ann Gordon-Ross, Frank Vahid, Nikil D. Dutt
MOBICOM
2005
ACM
15 years 11 months ago
Challenges: communication through silence in wireless sensor networks
Wireless sensor networks (WSNs) are typically characterized by a limited energy supply at sensor nodes. Hence, energy efficiency is an important issue in the system design and op...
Yujie Zhu, Raghupathy Sivakumar