3120 search results - page 533 / 624 » An optimal architecture for a DDC |
162
click to vote
VLSID
2002
IEEE
16 years 6 months ago
2002
IEEE
With the increased use of embedded/portable devices such as smart cellular phones, pagers, PDAs, hand-held computers, and CD players, improving energy efficiency is becoming a cri...
163
click to vote
VLSID
2002
IEEE
16 years 6 months ago
2002
IEEE
While some leakage power reduction techniques require modification of process technology achieving savings at the fabrication stage, others are based on circuit-level optimization...
153
click to vote
VLSID
2002
IEEE
16 years 6 months ago
2002
IEEE
The improved T and improved n models are proposed for onchip interconnect macromodeling. Using global approximations, simple approximation frames are derived and applied to modeli...
155
click to vote
VLSID
2002
IEEE
16 years 6 months ago
2002
IEEE
In this paper, we propose a new methodology to integrate circuit transformation into routing. More specifically, this paper shows an approach for performing routing and wire recon...
146
click to vote
HPCA
2008
IEEE
16 years 6 months ago
2008
IEEE
Power-Efficient DRAM Speculation (PEDS) is a power optimization targeted at broadcast-based sharedmemory multiprocessor systems that speculatively access DRAM in parallel with the...