3120 search results - page 524 / 624 » An optimal architecture for a DDC |
155
click to vote
DAC
2007
ACM
16 years 7 months ago
2007
ACM
Due to increased variability trends in nanoscale integrated circuits, statistical circuit analysis has become essential. We present a novel method for post-silicon analysis that g...
146
click to vote
DAC
2007
ACM
16 years 7 months ago
2007
ACM
We propose a design and optimization methodology for high performance and ultra low power digital applications on flexible substrate using Low Temperature Polycrystalline Silicon ...
162
click to vote
DAC
1998
ACM
16 years 7 months ago
1998
ACM
The logic blocks CLBs of a lookup table LUT based FPGA consist of one or more LUTs, possibly of di erent sizes. In this paper, we focus on technology mapping for CLBs with several...
149
click to vote
DAC
1999
ACM
16 years 7 months ago
1999
ACM
Due to the unavoidable need for system debugging, performance tuning, and adaptation to new standards, the engineering change (EC) methodology has emerged as one of the crucial co...
198
click to vote
DAC
1999
ACM
16 years 7 months ago
1999
ACM
In embedded system design, the designer has to choose an onchip memory configuration that is suitable for a specific application. To aid in this design choice, we present a memory...