3120 search results - page 491 / 624 » An optimal architecture for a DDC |
179
click to vote
DAC
2001
ACM
16 years 7 months ago
2001
ACM
In this paper, we present a new technique for the e cient dynamic detection and removal of inactive clauses, i.e. clauses that do not a ect the solutions of interest of a Boolean ...
162
click to vote
DAC
2001
ACM
16 years 7 months ago
2001
ACM
This paper addresses battery-aware static scheduling in batterypowered distributed real-time embedded systems. As suggested by previous work, reducing the discharge current level ...
175
click to vote
DAC
2002
ACM
16 years 7 months ago
2002
ACM
One of the primary challenges in embedded system design is designing the memory hierarchy and restructuring the application to take advantage of it. This task is particularly impo...
167
click to vote
DAC
2003
ACM
16 years 7 months ago
2003
ACM
Multiple clock cycles are needed to cross the global interconnects for multi-gigahertz designs in nanometer technologies. For synchronous designs, this requires retiming and pipel...
199
click to vote
DAC
2003
ACM
16 years 7 months ago
2003
ACM
Widespread adoption of reconfigurable devices requires system level synthesis techniques to take an application written in a high level language and map it to the reconfigurable d...