3120 search results - page 357 / 624 » An optimal architecture for a DDC |
179
click to vote
CF
2010
ACM
15 years 12 months ago
2010
ACM
Tuning applications for multi-core systems involve subtle concepts and target-dependent optimizations. New languages are being designed to express concurrency and locality without...
175
click to vote
ICRA
2002
IEEE
15 years 11 months ago
2002
IEEE
This paper presents an approach to learning an optimal behavioral parameterization in the framework of a Case-Based Reasoning methodology for autonomous navigation tasks. It is ba...
178
click to vote
VLSID
2008
IEEE
16 years 7 months ago
2008
IEEE
Power consumption, physical size, and architecture design of sensor node processors have been the focus of sensor network research in the architecture community. What lies at the ...
185
click to vote
HICSS
2003
IEEE
16 years 5 days ago
2003
IEEE
The current IETF standardization work has highlighted the feasibility of providing the users with a QoS network architecture in the framework of Integrated Services over Different...
196
click to vote
ET
2002
15 years 6 months ago
2002
As System on a Chip (SoC) testing faces new challenges, some new test architectures must be developed. This paper describes a Test Access Mechanism (TAM) named CASBUS that solves ...