Sciweavers

3120 search results - page 345 / 624
» An optimal architecture for a DDC
Sort
View
202
Voted
ISCA
1996
IEEE
130views Hardware» more  ISCA 1996»
15 years 11 months ago
Informing Memory Operations: Providing Memory Performance Feedback in Modern Processors
Memory latency is an important bottleneck in system performance that cannot be adequately solved by hardware alone. Several promising software techniques have been shown to addres...
Mark Horowitz, Margaret Martonosi, Todd C. Mowry, ...
ASPLOS
1996
ACM
15 years 11 months ago
A Quantitative Analysis of Loop Nest Locality
This paper analyzes and quantifies the locality characteristics of numerical loop nests in order to suggest future directions for architecture and software cache optimizations. Si...
Kathryn S. McKinley, Olivier Temam
CASES
2007
ACM
15 years 11 months ago
Stack size reduction of recursive programs
For memory constrained environments like embedded systems, optimization for program size is often as important, if not more important, as optimization for execution speed. Commonl...
Stefan Schäckeler, Weijia Shang
193
Voted
DIALM
2007
ACM
110views Algorithms» more  DIALM 2007»
15 years 10 months ago
SDP-based Approach for Channel Assignment in Multi-radio Wireless Networks
We consider the following channel assignment problem in multiradio multi-channel wireless networks: Given a wireless network where k orthogonal channels are available and each nod...
Hieu Dinh, Yoo Ah Kim, Seungjoon Lee, Minho Shin, ...
ECOOP
2000
Springer
15 years 10 months ago
OpenJIT: An Open-Ended, Reflective JIT Compiler Framework for Java
Abstract. OpenJIT is an open-ended, reflective JIT compiler framework for Java being researched and developed in a joint project by Tokyo Inst. Tech. and Fujitsu Ltd. Although in g...
Hirotaka Ogawa, Kouya Shimura, Satoshi Matsuoka, F...