3120 search results - page 337 / 624 » An optimal architecture for a DDC |
205
click to vote
ICPPW
2006
IEEE
16 years 27 days ago
2006
IEEE
Embedded computing architectures can be designed to meet a variety of application specific requirements. However, optimized hardware can require compiler support to realize the po...
160
click to vote
CODES
2005
IEEE
16 years 14 days ago
2005
IEEE
In this paper, we present a new architectural concept for network processors called FlexPath NP. The central idea behind FlexPath NP is to systematically map network processor (NP...
169
click to vote
FPGA
2003
ACM
16 years 2 days ago
2003
ACM
The routing channels of an FPGA consist of wire segments of various types providing the tradeoff between performance and routability. In the routing architectures of recently dev...
184
click to vote
FPL
2001
Springer
15 years 11 months ago
2001
Springer
System and processor architectures depend on changes in technology. Looking ahead as die density and speed increase, power consumption and on chip interconnection delay become incr...
190
click to vote
VLSID
2000
IEEE
15 years 11 months ago
2000
IEEE
The technique presented here achieves simultaneous optimization of schedule time and data path component cost within a structured data path architecture, using a genetic algorithm...