Sciweavers

3120 search results - page 328 / 624
» An optimal architecture for a DDC
Sort
View
DATE
2009
IEEE
89views Hardware» more  DATE 2009»
16 years 1 months ago
Exploiting clock skew scheduling for FPGA
- Clock skew scheduling (CSS) is an effective technique to optimize clock period of sequential designs. However, these techniques are not effective in the presence of certain desig...
Sungmin Bae, Prasanth Mangalagiri, Narayanan Vijay...
FCCM
2009
IEEE
192views VLSI» more  FCCM 2009»
16 years 1 months ago
FPGA Floating Point Datapath Compiler
This paper will describe the architecture of a compiler which will convert an untimed C description of a set of floating point expressions into a synthesizable datapath optimized ...
Martin Langhammer, Tom VanCourt
CEC
2008
IEEE
16 years 1 months ago
Divide and conquer evolutionary TSP solution for vehicle path planning
— The problem of robotic area coverage is applicable to many domains, such as search, agriculture, cleaning, and machine tooling. The robotic area coverage task is concerned with...
Ryan J. Meuth, Donald C. Wunsch
GLVLSI
2005
IEEE
118views VLSI» more  GLVLSI 2005»
16 years 13 days ago
A continuous time markov decision process based on-chip buffer allocation methodology
We have presented an optimal on-chip buffer allocation and buffer insertion methodology which uses stochastic models of the architecture. This methodology uses finite buffer s...
Sankalp Kallakuri, Nattawut Thepayasuwan, Alex Dob...
ISCAS
2005
IEEE
164views Hardware» more  ISCAS 2005»
16 years 13 days ago
A 3-way SIMD engine for programmable triangle setup in embedded 3D graphics hardware
—A triangle setup engine (TSE) generates setup parameters for rasterization in 3D graphics hardware. Since the TSE must be flexible for various embedded systems, a programmable T...
Kyusik Chung, Donghyun Kim, Lee-Sup Kim