Sciweavers

3120 search results - page 324 / 624
» An optimal architecture for a DDC
Sort
View
ISPASS
2007
IEEE
16 years 1 months ago
Cross Binary Simulation Points
Architectures are usually compared by running the same workload on each architecture and comparing performance. When a single compiled binary of a program is executed on many diff...
Erez Perelman, Jeremy Lau, Harish Patil, Aamer Jal...
ICESS
2007
Springer
16 years 29 days ago
A Design Method for Heterogeneous Adders
The performance of existing adders varies widely in their speed and area requirements, which in turn sometimes makes designers pay a high cost in area especially when the delay req...
Jeong-Gun Lee, Jeong-A. Lee, Byeong-Seok Lee, Milo...
WMASH
2005
ACM
16 years 11 days ago
An implementation and evaluation of a mobile hotspot
The unprecedented proliferation of wireless networking services and products has taken the notion of hotspots a step further to accommodate “mobile hotspots”. The deployment o...
Eranga Perera, Henrik Petander, Kun-Chan Lan, Arun...
ISCA
1999
IEEE
96views Hardware» more  ISCA 1999»
15 years 11 months ago
PipeRench: A Coprocessor for Streaming multimedia Acceleration
Future computing workloads will emphasize an architecture's ability to perform relatively simple calculations on massive quantities of mixed-width data. This paper describes ...
Seth Copen Goldstein, Herman Schmit, Matthew Moe, ...
DAC
2001
ACM
16 years 7 months ago
Improved Cut Sequences for Partitioning Based Placement
Recursive partitioning based placement has a long history, but there has been little consensus on how cut sequences should be chosen. In this paper, we present a dynamic programmi...
Mehmet Can Yildiz, Patrick H. Madden