Sciweavers

3120 search results - page 271 / 624
» An optimal architecture for a DDC
Sort
View
GECCO
2005
Springer
114views Optimization» more  GECCO 2005»
16 years 7 days ago
A resource-allocation mechanism for multiagent networks
The nature of computer networks and the manner in which network services are provided are changing dramatically. Network architectures that employ virtual mobile agents to provide...
Vishakh, Nicholas Urrea, Tadashi Nakano, Tatsuya S...
ISLPED
2004
ACM
149views Hardware» more  ISLPED 2004»
16 years 4 days ago
Creating a power-aware structured ASIC
In an attempt to enable the cost-effective production of lowand mid-volume application-specific chips, researchers have proposed a number of so-called structured ASIC architectur...
R. Reed Taylor, Herman Schmit
DATE
2010
IEEE
183views Hardware» more  DATE 2010»
15 years 11 months ago
Monolithically stackable hybrid FPGA
— The paper introduces novel field programmable gate array (FPGA) circuits based on hybrid CMOS/resistive switching device (memristor) technology and explores several logic archi...
Dmitri Strukov, Alan Mishchenko
DATE
1998
IEEE
153views Hardware» more  DATE 1998»
15 years 11 months ago
An Energy-Conscious Exploration Methodology for Reconfigurable DSPs
As the "system-on-a-chip" concept is rapidly becoming a reality, time-to-market and product complexity push the reuse of complex macromodules. Circuits combining a varie...
Jan M. Rabaey, Marlene Wan
CODES
2009
IEEE
15 years 10 months ago
TotalProf: a fast and accurate retargetable source code profiler
Profilers play an important role in software/hardware design, optimization, and verification. Various approaches have been proposed to implement profilers. The most widespread app...
Lei Gao, Jia Huang, Jianjiang Ceng, Rainer Leupers...