Sciweavers

3120 search results - page 259 / 624
» An optimal architecture for a DDC
Sort
View
DAC
2005
ACM
16 years 7 months ago
MiniBit: bit-width optimization via affine arithmetic
MiniBit, our automated approach for optimizing bit-widths of fixed-point designs is based on static analysis via affine arithmetic. We describe methods to minimize both the intege...
Dong-U Lee, Altaf Abdul Gaffar, Oskar Mencer, Wayn...
VLSID
2004
IEEE
120views VLSI» more  VLSID 2004»
16 years 7 months ago
Dynamic Power Optimization of Interactive Systems
Abstract-- Power has become a major concern for mobile computing systems such as laptops and handhelds, on which a significant fraction of software usage is interactive instead of ...
Lin Zhong, Niraj K. Jha
HPCA
2003
IEEE
16 years 7 months ago
Dynamic Voltage Scaling with Links for Power Optimization of Interconnection Networks
Originally developed to connect processors and memories in multicomputers, prior research and design of interconnection networks have focused largely on performance. As these netw...
Li Shang, Li-Shiuan Peh, Niraj K. Jha
IEEEPACT
2009
IEEE
16 years 1 months ago
Interprocedural Load Elimination for Dynamic Optimization of Parallel Programs
Abstract—Load elimination is a classical compiler transformation that is increasing in importance for multi-core and many-core architectures. The effect of the transformation is ...
Rajkishore Barik, Vivek Sarkar
HICSS
2007
IEEE
151views Biometrics» more  HICSS 2007»
16 years 1 months ago
The Impact of Information Technology on the Temporal Optimization of Supply Chain Performance
The objective of this paper is to suggest a systematic means by which the timing and focus of information technology policies can be used to optimize supply chain performance and ...
Ken Dozier, David Chang