3120 search results - page 232 / 624 » An optimal architecture for a DDC |
199
click to vote
CODES
2003
IEEE
15 years 12 months ago
2003
IEEE
In the Sesame framework, we develop a modeling and simulation environment for the efficient design space exploration of heterogeneous embedded systems. Since Sesame recognizes se...
250
click to vote
SIGMOD
2007
ACM
16 years 6 months ago
2007
ACM
Commercial enterprise data warehouses are typically implemented on parallel databases due to the inherent scalability and performance limitation of a serial architecture. Queries ...
190
click to vote
CODES
2005
IEEE
16 years 7 days ago
2005
IEEE
Arbitrary memory dependencies and variable latency memory systems are major obstacles to the synthesis of large-scale ASIC systems in high-level synthesis. This paper presents SOM...
175
click to vote
DAC
2009
ACM
16 years 1 months ago
2009
ACM
Manufacturing process variability impacts the performance of synchronous logic circuits by means of its effect on both clock network and functional block delays. Typically, varia...
180
click to vote
ARC
2009
Springer
16 years 1 months ago
2009
Springer
Abstract. Most hardware/software codesigns of Elliptic Curve Cryptography only have one central control unit, typically a 32 bit or 8 bit processor core. With the ability of integr...