3120 search results - page 204 / 624 » An optimal architecture for a DDC |
155
click to vote
ICCCN
2007
IEEE
16 years 27 days ago
2007
IEEE
—Layered architectures are not sufficiently flexible to cope with the dynamics of wireless-dominated next generation communications. Cross-layer approaches may provide a better s...
173
click to vote
DAC
2005
ACM
16 years 7 months ago
2005
ACM
Many reconfigurable architectures offer partial dynamic configurability, but current system-level tools cannot guarantee feasible implementations when exploiting this feature. We ...
142
click to vote
DAC
2008
ACM
16 years 7 months ago
2008
ACM
The creation of an FPGA requires extensive transistor-level design. This is necessary for both the final design, and during architecture exploration, when many different logic and...
175
click to vote
SEKE
2005
Springer
16 years 1 days ago
2005
Springer
Design combinatorial theory for test-case generation has been used successfully in the past. It is useful in optimizing test cases as it is practically impossible to exhaustively t...
140
click to vote
DATE
2007
IEEE
16 years 28 days ago
2007
IEEE
In this paper we propose a hardware real time operating system (HW-RTOS) that implements the OS layer in a dual-processor SMP architecture. Intertask communication is specified b...