Sciweavers

3120 search results - page 170 / 624
» An optimal architecture for a DDC
Sort
View
3DIC
2009
IEEE
169views Hardware» more  3DIC 2009»
15 years 11 months ago
3-D memory organization and performance analysis for multi-processor network-on-chip architecture
Several forms of processor memory organizations have been in use to optimally access off-chip memory systems mainly the Hard disk drives (HDD). Recent trends show that the solid s...
Awet Yemane Weldezion, Zhonghai Lu, Roshan Weerase...
IEEECIT
2010
IEEE
15 years 5 months ago
Virtual Security Kernel: A Component-Based OS Architecture for Self-Protection
—This paper presents VSK, a lightweight adaptable OS authorization architecture suitable for self-protection of pervasive devices. A “virtual” management plane, separate from...
Ruan He, Marc Lacoste, Jean Leneutre
CC
1999
Springer
107views System Software» more  CC 1999»
15 years 10 months ago
Link-Time Improvement of Scheme Programs
Abstract. Optimizing compilers typically limit the scope of their analyses and optimizations to individual modules. This has two drawbacks: rst, library code cannot be optimized to...
Saumya K. Debray, Robert Muth, Scott A. Watterson
VLSI
2007
Springer
16 years 19 days ago
A low-power deblocking filter architecture for H.264 advanced video coding
Abstract— In this paper, a low-power deblocking filter architecture for H.264/AVC is proposed. A hybrid filtering order has been adopted to boost the speed of the deblocking ...
Jaemoon Kim, Sangkwon Na, Chong-Min Kyung
DATE
2006
IEEE
135views Hardware» more  DATE 2006»
16 years 17 days ago
FPGA architecture characterization for system level performance analysis
We present a modular and scalable approach for automatically extracting actual performance information from a set of FPGA-based architecture topologies. This information is used d...
Douglas Densmore, Adam Donlin, Alberto L. Sangiova...