Sciweavers

3120 search results - page 155 / 624
» An optimal architecture for a DDC
Sort
View
EUROGP
2003
Springer
122views Optimization» more  EUROGP 2003»
15 years 11 months ago
Evolving Hierarchical and Recursive Teleo-reactive Programs through Genetic Programming
Teleo-reactive programs and the triple tower architecture have been proposed as a framework for linking perception and action in agents. The triple tower architecture continually u...
Mykel J. Kochenderfer
FPGA
2004
ACM
116views FPGA» more  FPGA 2004»
15 years 12 months ago
Low-power technology mapping for FPGA architectures with dual supply voltages
In this paper we study the technology mapping problem of FPGA architectures with dual supply voltages (Vdds) for power optimization. This is done with the guarantee that the mappi...
Deming Chen, Jason Cong, Fei Li, Lei He
CODES
1999
IEEE
15 years 10 months ago
Power estimation for architectural exploration of HW/SW communication on system-level buses
The power consumption due to the HW/SW communication on system-level buses represents one of the major contributions to the overall power budget. A model to estimate the switching...
William Fornaciari, Donatella Sciuto, Cristina Sil...
CORR
2002
Springer
100views Education» more  CORR 2002»
15 years 6 months ago
A neural model for multi-expert architectures
We present a generalization of conventional artificial neural networks that allows for a functional equivalence to multi-expert systems. The new model provides an architectural fr...
Marc Toussaint
VLSID
2008
IEEE
138views VLSI» more  VLSID 2008»
16 years 6 months ago
Memory Architecture Exploration Framework for Cache Based Embedded SOC
Today's feature-rich multimedia products require embedded system solution with complex System-on-Chip (SoC) to meet market expectations of high performance at a low cost and l...
T. S. Rajesh Kumar, C. P. Ravikumar, R. Govindaraj...