Sciweavers

3120 search results - page 149 / 624
» An optimal architecture for a DDC
Sort
View
CF
2009
ACM
16 years 1 months ago
Strategies for dynamic memory allocation in hybrid architectures
Hybrid architectures combining the strengths of generalpurpose processors with application-specific hardware accelerators can lead to a significant performance improvement. Our ...
Peter Bertels, Wim Heirman, Dirk Stroobandt
GLOBECOM
2006
IEEE
16 years 16 days ago
On the Throughput-Cost Tradeoff of Multi-Tiered Optical Network Architectures
— In this work, we conduct a throughput-cost study of several optical network architectures: Optical Flow Switching (OFS), Tell-and-Go (TaG), Electronic Packet Switching (EPS), a...
Guy Weichenberg, Vincent W. S. Chan, Muriel M&eacu...
CONEXT
2006
ACM
16 years 14 days ago
SMARTA: a self-managing architecture for thin access points
Optimally choosing operating parameters for access points in an enterprise wireless LAN environment is a difficult and well-studied problem. Unlike past work, the SMARTA self-man...
Nabeel Ahmed, Srinivasan Keshav
MICRO
2003
IEEE
106views Hardware» more  MICRO 2003»
15 years 11 months ago
Single-ISA Heterogeneous Multi-Core Architectures: The Potential for Processor Power Reduction
This paper proposes and evaluates single-ISA heterogeneous multi-core architectures as a mechanism to reduce processor power dissipation. Our design incorporates heterogeneous cor...
Rakesh Kumar, Keith I. Farkas, Norman P. Jouppi, P...
FPL
2009
Springer
161views Hardware» more  FPL 2009»
15 years 11 months ago
A multi-FPGA architecture for stochastic Restricted Boltzmann Machines
Although there are many neural network FPGA architectures, there is no framework for designing large, high-performance neural networks suitable for the real world. In this paper, ...
Daniel L. Ly, Paul Chow