Sciweavers

3120 search results - page 139 / 624
» An optimal architecture for a DDC
Sort
View
HPCA
2005
IEEE
16 years 2 days ago
Power Efficient Processor Architecture and The Cell Processor
This paper provides a background and rationale for some of the architecture and design decisions in the Cell processor, a processor optimized for compute-intensive and broadband r...
H. Peter Hofstee
GECCO
2004
Springer
175views Optimization» more  GECCO 2004»
15 years 12 months ago
An Architecture for Massive Parallelization of the Compact Genetic Algorithm
This paper presents an architecture which is suitable for a massive parallelization of the compact genetic algorithm. The approach is scalable, has low synchronization costs, and i...
Fernando G. Lobo, Cláudio F. Lima, Hugo Mar...
SIGGRAPH
2010
ACM
15 years 11 months ago
Paneling architectural freeform surfaces
The emergence of large-scale freeform shapes in architecture poses big challenges to the fabrication of such structures. A key problem is the approximation of the design surface b...
Michael Eigensatz, Martin Kilian, Alexander Schift...
ICDE
2008
IEEE
119views Database» more  ICDE 2008»
16 years 7 months ago
Toward Simulation-Based Optimization in Data Stream Management Systems
Abstract-- Our demonstration introduces a novel system architecture which massively facilitates optimization in data stream management systems (DSMS). The basic idea is to decouple...
Bernhard Seeger, Christoph Heinz, Jürgen Kr&a...
ISSS
1995
IEEE
87views Hardware» more  ISSS 1995»
15 years 10 months ago
Industrial experience using rule-driven retargetable code generation for multimedia applications
The increasing usage of Application Specific Instruction Set Processors (ASIPs) in audio and video telecommunications has made strong demands on the rapid availability of dedicat...
Clifford Liem, Pierre G. Paulin, Marco Cornero, Ah...