Sciweavers

3120 search results - page 126 / 624
» An optimal architecture for a DDC
Sort
View
VLSISP
2008
159views more  VLSISP 2008»
15 years 6 months ago
Effective Code Generation for Distributed and Ping-Pong Register Files: A Case Study on PAC VLIW DSP Cores
The compiler is generally regarded as the most important software component that supports a processor design to achieve success. This paper describes our application of the open re...
Yung-Chia Lin, Chia-Han Lu, Chung-Ju Wu, Chung-Lin...
ICCV
2009
IEEE
15 years 4 months ago
Single view reconstruction using shape grammars for urban environments
In this paper we introduce a novel approach to single view reconstruction using shape grammars. Our approach consists in modeling architectural styles using a set of basic shapes ...
Panagiotis Koutsourakis, Loïc Simon, Olivier ...
ICASSP
2009
IEEE
16 years 1 months ago
Cross-layer optimization of wireless fading ad-hoc networks
This paper introduces an algorithm to approximately find optimal wireless networks in presence of fading. Joint optimization of application level rates, routes, link capacities, ...
Nikolaos Gatsis, Alejandro Ribeiro, Georgios B. Gi...
ICIP
2008
IEEE
16 years 25 days ago
A new theoretic framework for cross-layer optimization
Cross-layer optimization aims at improving the performance of network users operating in a time-varying, error-prone wireless environment. However, current solutions often rely on...
Fangwen Fu, Mihaela van der Schaar
ICCD
2001
IEEE
90views Hardware» more  ICCD 2001»
16 years 3 months ago
Interconnect-centric Array Architectures for Minimum SRAM Access Time
‡ Physical and generic models that analytically couple the array architecture of CMOS SRAMs with the wire lengths and fan-outs along critical paths to decode and sense data are r...
Azeez J. Bhavnagarwala, Stephen V. Kosonocky, Jame...