3120 search results - page 117 / 624 » An optimal architecture for a DDC |
166
click to vote
IPOM
2009
Springer
16 years 28 days ago
2009
Springer
The operational model for large Internet service providers is moving to a multi-layer architecture consisting of IP/MPLS coupled with OTN/DWDM. While there has been significant wo...
139
click to vote
MICRO
2008
IEEE
16 years 23 days ago
2008
IEEE
Optimizing the common case has been an adage in decades of processor design practices. However, as the system complexity and optimization techniques’ sophistication have increas...
176
click to vote
WCRE
2002
IEEE
15 years 11 months ago
2002
IEEE
Dynamic binary translators compile machine code from a source architecture to a target architecture at run time. Due to the hard time constraints of just-in-time compilation only ...
157
click to vote
ASPDAC
2006
ACM
16 years 11 days ago
2006
ACM
- We propose a near optimal hardware architecture for deblocking filter in H.264/MPEG-4 AVC. We propose a novel filtering order and a data reuse strategy that result in significant...
194
click to vote
CCGRID
2001
IEEE
15 years 10 months ago
2001
IEEE
High performance computing on parallel architectures currently uses different approaches depending on the hardory model of the architecture, the abstraction level of the programmi...