3120 search results - page 106 / 624 » An optimal architecture for a DDC |
191
click to vote
CORR
2006
Springer
15 years 6 months ago
2006
Springer
n source and destination pairs randomly located in an area want to communicate with each other. Signals transmitted from one user to another at distance r apart are subject to a po...
180
click to vote
SEMWEB
2010
Springer
15 years 4 months ago
2010
Springer
OWL 2 RL was standardized as a less expressive but scalable subset of OWL 2 that allows a forward-chaining implementation. However, building an enterprise-scale forward-chaining ba...
157
click to vote
DAC
2005
ACM
15 years 8 months ago
2005
ACM
This paper proposes a rapid and accurate evaluation scheme for cycle counts of a pipelined processor using evaluation reuse technique. Since exploration of an optimal processor is...
170
click to vote
FPL
1998
Springer
15 years 10 months ago
1998
Springer
This paper discusses the memory interface of custom computing machines. We present a high speed parallel memory for the MoM-PDA machine, which is based on the Xputer paradigm. The ...
141
click to vote
GECCO
2008
Springer
15 years 7 months ago
2008
Springer
In this paper we present a novel intrusion detection architecture based on Idiotypic Network Theory (INIDS), that aims at dealing with large scale network attacks featuring variab...