Sciweavers

4772 search results - page 63 / 955
» An approach to interface synthesis
Sort
View
ISPD
2003
ACM
88views Hardware» more  ISPD 2003»
15 years 11 months ago
Porosity aware buffered steiner tree construction
— In order to achieve timing closure on increasingly complex IC designs, buffer insertion needs to be performed on thousands of nets within an integrated physical synthesis syste...
Charles J. Alpert, Gopal Gandham, Milos Hrkic, Jia...
ICCAD
1991
IEEE
100views Hardware» more  ICCAD 1991»
15 years 9 months ago
Layout Driven Logic Restructuring/Decomposition
As feature sizes decrease and chip sizes increase, the area and performance of chips become dominated by the interconnect. In spite of this trend, most existing synthesis systems ...
Massoud Pedram, Narasimha B. Bhat
EUROSSC
2008
Springer
15 years 8 months ago
Synthesizing Context for a Sports Domain on a Mobile Device
Abstract. In ubiquitous computing environments there are an increasing number and variety of devices that can generate context data. The challenge is to timely acquire, process, an...
Alisa Devlic, Michal Koziuk, Wybe Horsman
ISOLA
2010
Springer
15 years 4 months ago
A Theory of Mediators for Eternal Connectors
On the fly synthesis of mediators is a revolutionary approach to the seamless networking of today’s and future digital systems that increasingly need be connected. The resulting...
Paola Inverardi, Valérie Issarny, Romina Sp...
DSD
2009
IEEE
88views Hardware» more  DSD 2009»
15 years 4 months ago
A Synthesisable Quasi-Delay Insensitive Result Forwarding Unit for an Asynchronous Processor
Abstract--The implementation of an efficient result forwarding unit for asynchronous processors faces the problem of the inherent lack of synchronisation between result producer an...
Luis A. Tarazona, Doug A. Edwards, Luis A. Plana