Sciweavers

4772 search results - page 60 / 955
» An approach to interface synthesis
Sort
View
CSREAESA
2006
15 years 7 months ago
Towards Efficient Development of Embedded Real-Time Systems, the Component Based Approach
We present our joint view for efficient development of efficient and dependable ERTS (Embedded Real-Time Systems). This view is based on the three main viewpoints of (1) the softw...
Jukka Mäki-Turja, Mikael Nolin, Kaj Hänn...
EURODAC
1994
IEEE
221views VHDL» more  EURODAC 1994»
15 years 10 months ago
Implementation of a SDH STM-N IC for B-ISDN using VHDL based synthesis tools
payload. The current recommendations include SDH as the physical layer transmission standard. It is defined the BISDN user network interface (UNI) SDH-based at 155.52 Mbit/s, but t...
Juan Carlos Calderón, Enric Corominas, Jos&...
ICCAD
2003
IEEE
124views Hardware» more  ICCAD 2003»
16 years 3 months ago
Gradual Relaxation Techniques with Applications to Behavioral Synthesis
Heuristics are widely used for solving computational intractable synthesis problems. However, until now, there has been limited effort to systematically develop heuristics that ca...
Zhiru Zhang, Yiping Fan, Miodrag Potkonjak, Jason ...
DATE
2008
IEEE
116views Hardware» more  DATE 2008»
16 years 24 days ago
A Variation Aware High Level Synthesis Framework
— The worst-case delay/power of function units has been used in traditional high level synthesis to facilitate design space exploration. As technology scales to nanometer regime,...
Feng Wang 0004, Guangyu Sun, Yuan Xie
ICCAD
2002
IEEE
112views Hardware» more  ICCAD 2002»
15 years 11 months ago
ATPG-based logic synthesis: an overview
The ultimate goal of logic synthesis is to explore implementation flexibility toward meeting design targets, such as area, power, and delay. Traditionally, such flexibility is exp...
Chih-Wei Jim Chang, Malgorzata Marek-Sadowska