Sciweavers

4772 search results - page 299 / 955
» An approach to interface synthesis
Sort
View
CODES
1999
IEEE
15 years 11 months ago
Scheduling with optimized communication for time-triggered embedded systems
We present an approach to process scheduling for synthesis of safety-critical distributed embedded systems. Our system model captures both the flow of data and that of control. Th...
Paul Pop, Petru Eles, Zebo Peng
IEAAIE
1999
Springer
15 years 11 months ago
New Directions in Debugging Hardware Designs
This paper introduces a new approach in the debugging of hardware designs. The design is given as a VHDL program and converted in a component connection model. The conversion is si...
Franz Wotawa
ISSS
1996
IEEE
87views Hardware» more  ISSS 1996»
15 years 11 months ago
Breakpoints and Breakpoint Detection in Source Level Emulation
In this paper we discuss, what breakpoints in Source Level Emulationa are, how we can work with them and how we have to change the cicuit generated by high level synthesis to do s...
Gernot Koch, Udo Kebschull, Wolfgang Rosenstiel
ICCAD
1994
IEEE
76views Hardware» more  ICCAD 1994»
15 years 11 months ago
Simultaneous functional-unit binding and floorplanning
As device feature size decreases, interconnection delay becomes the dominating factor of system performance. Thus it is important that accurate physical information is used during...
Yung-Ming Fang, D. F. Wong
EUROGP
2008
Springer
15 years 8 months ago
Evolving Proactive Aggregation Protocols
We present an approach for the automated synthesis of proactive aggregation protocols using Genetic Programming and discuss major decisions in modeling and simulating distributed a...
Thomas Weise, Michael Zapf, Kurt Geihs