Sciweavers

4772 search results - page 249 / 955
» An approach to interface synthesis
Sort
View
DAC
1997
ACM
15 years 11 months ago
Multi-Way FPGA Partitioning by Fully Exploiting Design Hierarchy
In this paper, we present a new integrated synthesis and partitioning method for multiple-FPGA applications. This method rst synthesizes a design speci cation in a ne-grained way ...
Wen-Jong Fang, Allen C.-H. Wu
SCS
2004
15 years 8 months ago
A Method and Tool Support for Model-based Semi-automated Failure Modes and Effects Analysis of Engineering Designs
Limitations in scope but also difficulties with the efficiency and scalability of present algorithms seem to have so far limited the industrial uptake of existing automated FMEA t...
Yiannis Papadopoulos, David Parker 0002, Christian...
DATE
2010
IEEE
154views Hardware» more  DATE 2010»
15 years 7 months ago
Computing robustness of FlexRay schedules to uncertainties in design parameters
Abstract--In the current environment of rapidly changing invehicle requirements and ever-increasing functional content for automotive EE systems, there are several sources of uncer...
Arkadeb Ghosal, Haibo Zeng, Marco Di Natale, Yakov...
AUTOMATICA
2008
59views more  AUTOMATICA 2008»
15 years 6 months ago
Supervisory control of modular systems with global specification languages
The paper presents sufficient conditions for modular (supervisory) control synthesis to equal global control synthesis. In modular control synthesis a supervisory control is synth...
Jan Komenda, Jan H. van Schuppen, Benoit Gaudin, H...
ICCAD
2010
IEEE
141views Hardware» more  ICCAD 2010»
15 years 4 months ago
Local clock skew minimization using blockage-aware mixed tree-mesh clock network
Clock network construction is one key problem in high performance VLSI design. Reducing the clock skew variation is one of the most important objectives during clock network synthe...
Linfu Xiao, Zigang Xiao, Zaichen Qian, Yan Jiang, ...