Sciweavers

3156 search results - page 472 / 632
» An address translation simulator
Sort
View
CHARME
1999
Springer
130views Hardware» more  CHARME 1999»
15 years 10 months ago
Program Slicing of Hardware Description Languages
Hardware description languages (HDLs) are used today to describe circuits at all levels. In large HDL programs, there is a need for source code reduction techniques to address a my...
Edmund M. Clarke, Masahiro Fujita, Sreeranga P. Ra...
ISCA
1999
IEEE
94views Hardware» more  ISCA 1999»
15 years 10 months ago
A Performance Comparison of Contemporary DRAM Architectures
In response to the growing gap between memory access time and processor speed, DRAM manufacturers have created several new DRAM architectures. This paper presents a simulation-bas...
Vinodh Cuppu, Bruce L. Jacob, Brian Davis, Trevor ...
LCN
1999
IEEE
15 years 10 months ago
Measured Performance of the IEEE 802.11 Wireless LAN
The practical network performances of two commercial IEEE 802.11 compliant wireless local area networks (WLANs) are measured at the medium access control sublayer. A number of tes...
Benny Bing
MSE
1999
IEEE
118views Hardware» more  MSE 1999»
15 years 10 months ago
Training IP Creators and Integrators
Intellectual property IP blocks are being created for reuse and marketed as a means of reducing the development time of complex designs. This in turn leads to a reduction in time ...
Donald W. Bouldin, Senthil Natarajan, Benjamin A. ...
ESOP
1999
Springer
15 years 10 months ago
Safe and Principled Language Interoperation
Safety of interoperation of program fragments written in different safe languages may fail when the languages have different systems of computational effects: an exception raised b...
Valery Trifonov, Zhong Shao