841 search results - page 102 / 169 » An adaptive performance modeling tool for GPU architectures |
186
click to vote
CGO
2010
IEEE
16 years 1 months ago
2010
IEEE
Tiling is a widely used loop transformation for exposing/exploiting parallelism and data locality. Effective use of tiling requires selection and tuning of the tile sizes. This is...
159
click to vote
CDC
2009
IEEE
15 years 11 months ago
2009
IEEE
— This paper proposes a strategy referred to as Stability Overlay (SO) for linear and nonlinear time-varying plants, that provides input/output stability guarantees for a wide se...
187
click to vote
SBACPAD
2008
IEEE
16 years 22 days ago
2008
IEEE
Transactional memory is emerging as a parallel programming paradigm for multi-core processors. Despite the recent interest in transactional memory, there has been no study to char...
189
click to vote
HPCC
2007
Springer
16 years 15 days ago
2007
Springer
Many new Partitioned Global Address Space (PGAS) programming languages have recently emerged and are becoming ubiquitously available on nearly all modern parallel architectures. PG...
168
click to vote
TPHOL
2009
IEEE
16 years 1 months ago
2009
IEEE
Abstract. Real multiprocessors do not provide the sequentially consistent memory that is assumed by most work on semantics and verification. Instead, they have relaxed memory mode...