Sciweavers

10874 search results - page 2020 / 2175
» An Improvement in Sugeno-Yasukawa Modeler
Sort
View
HOTOS
2007
IEEE
15 years 10 months ago
Processor Hardware Counter Statistics as a First-Class System Resource
Today's processors provide a rich source of statistical information on program execution characteristics through hardware counters. However, traditionally, operating system (...
Xiao Zhang, Sandhya Dwarkadas, Girts Folkmanis, Ka...
FORMATS
2009
Springer
15 years 10 months ago
Stochastic Games for Verification of Probabilistic Timed Automata
Probabilistic timed automata (PTAs) are used for formal modelling and verification of systems with probabilistic, nondeterministic and real-time behaviour. For non-probabilistic ti...
Marta Z. Kwiatkowska, Gethin Norman, David Parker
GLVLSI
2009
IEEE
125views VLSI» more  GLVLSI 2009»
15 years 10 months ago
Spatial and temporal design debug using partial MaxSAT
Design debug remains one of the major bottlenecks in the VLSI design cycle today. Existing automated solutions strive to aid engineers in reducing the debug effort by identifying ...
Yibin Chen, Sean Safarpour, Andreas G. Veneris, Jo...
ICASSP
2009
IEEE
15 years 10 months ago
Directed Markov Stationary Features for visual classification
We investigate how to effectively incorporate spatial structure information into histogram features for boosting visual classification performance motivated by recently proposed M...
Bingbing Ni, Shuicheng Yan, Ashraf A. Kassim
ACSAC
2004
IEEE
15 years 10 months ago
Correlating Intrusion Events and Building Attack Scenarios Through Attack Graph Distances
We map intrusion events to known exploits in the network attack graph, and correlate the events through the corresponding attack graph distances. From this, we construct attack sc...
Steven Noel, Eric Robertson, Sushil Jajodia
« Prev « First page 2020 / 2175 Last » Next »