Sciweavers

10874 search results - page 2011 / 2175
» An Improvement in Sugeno-Yasukawa Modeler
Sort
View
ICCAD
1997
IEEE
144views Hardware» more  ICCAD 1997»
15 years 10 months ago
Exploiting off-chip memory access modes in high-level synthesis
Memory-intensive behaviors often contain large arrays that are synthesized into off-chip memories. With the increasing gap between on-chip and off-chip memory access delays, it is...
Preeti Ranjan Panda, Nikil D. Dutt, Alexandru Nico...
ISCA
1997
IEEE
104views Hardware» more  ISCA 1997»
15 years 10 months ago
Complexity-Effective Superscalar Processors
The performance tradeoff between hardware complexity and clock speed is studied. First, a generic superscalar pipeline is defined. Then the specific areas of register renaming, ...
Subbarao Palacharla, Norman P. Jouppi, James E. Sm...
WWCA
1998
Springer
15 years 10 months ago
Compact and Flexible Resolution of CBT Multicast Key-Distribution
In an open network such as the Internet, multicast security services typically start with group session-key distribution. Considering scalability for group communication among wide...
Kanta Matsuura, Yuliang Zheng, Hideki Imai
ACMDIS
1997
ACM
15 years 10 months ago
HCI, Natural Science and Design: A Framework for Triangulation Across Disciplines
Human-computer interaction is multidisciplinary, drawing paradigms and techniques from both the natural sciences and the design disciplines. HCI cannot be considered a pure natura...
Wendy E. Mackay, Anne-Laure Fayard
ISLPED
1997
ACM
114views Hardware» more  ISLPED 1997»
15 years 10 months ago
Cycle-accurate macro-models for RT-level power analysis
 In this paper we present a methodology and techniques for generating cycle-accurate macro-models for RTlevel power analysis. The proposed macro-model predicts not only...
Qinru Qiu, Qing Wu, Massoud Pedram, Chih-Shun Ding
« Prev « First page 2011 / 2175 Last » Next »