Sciweavers

7694 search results - page 772 / 1539
» An Implementation of an Applicative File System
Sort
View
ISCAS
2006
IEEE
102views Hardware» more  ISCAS 2006»
16 years 1 months ago
A low power merge cell processor for real-time spike sorting in implantable neural prostheses
Extremely low power consumption is the critical constraint for designing implantable neural decoders that inter- Desired face directly with the nervous system. Typically a system w...
M. D. Linderman, T. H. Meng
CDC
2009
IEEE
129views Control Systems» more  CDC 2009»
15 years 11 months ago
Improving the performance of active set based Model Predictive Controls by dataflow methods
Abstract-- Dataflow representations of Digital Signal Processing (DSP) software have been developing since the 1980's. They have proven to be useful in identifying bottlenecks...
Ruirui Gu, Shuvra S. Bhattacharyya, William S. Lev...
DAC
1997
ACM
15 years 11 months ago
Formal Verification of a Superscalar Execution Unit
Abstract. Many modern systems are designed as a set of interconnected reactive subsystems. The subsystem verification task is to verify an implementation of the subsystem against t...
Kyle L. Nelson, Alok Jain, Randal E. Bryant
SAFECOMP
2000
Springer
15 years 11 months ago
Expert Error: The Case of Trouble-Shooting in Electronics
An expert trouble-shooter is a subject who has a great deal of experience in his activity that allows him or her to be very efficient. However, the large amount of problems he or s...
Denis Besnard
SOSP
1989
ACM
15 years 8 months ago
Performance of Firefly RPC
In this paper, we report on the performance of the remote procedure call implementation for the Firefly multiprocessor and analyze the implementation to account precisely for all ...
Michael D. Schroeder, Michael Burrows