Sciweavers

4755 search results - page 663 / 951
» An Implementation Model for Collaborative Applications
Sort
View
HPCA
2007
IEEE
16 years 7 months ago
Evaluating MapReduce for Multi-core and Multiprocessor Systems
This paper evaluates the suitability of the MapReduce model for multi-core and multi-processor systems. MapReduce was created by Google for application development on data-centers...
Colby Ranger, Ramanan Raghuraman, Arun Penmetsa, G...
POPL
2007
ACM
16 years 7 months ago
Types, bytes, and separation logic
We present a formal model of memory that both captures the lowlevel features of C's pointers and memory, and that forms the basis for an expressive implementation of separati...
Harvey Tuch, Gerwin Klein, Michael Norrish
HICSS
2007
IEEE
136views Biometrics» more  HICSS 2007»
16 years 1 months ago
Analog and Hybrid Computation Approaches for Static Power Flow
Analog and hybrid computation methods are areas of continued interest, particularly in specific applications where traditional digital computation techniques cannot achieve the de...
Aaron St. Leger, Chika O. Nwankpa
IPPS
2007
IEEE
16 years 29 days ago
Reifying Control of Multi-Owned Network Resources
Communication delay is a key source of uncertainty in distributed systems. Existing approaches to reduce this uncertainty focus on maintaining sufficient surplus bandwidth; appli...
Nadeem Jamali, Chen Liu
ISQED
2007
IEEE
206views Hardware» more  ISQED 2007»
16 years 28 days ago
Provisioning On-Chip Networks under Buffered RC Interconnect Delay Variations
Abstract—A Network-on-Chip (NoC) replaces on-chip communication implemented by point-to-point interconnects in a multi-core environment by a set of shared interconnects connected...
Mosin Mondal, Tamer Ragheb, Xiang Wu, Adnan Aziz, ...