2620 search results - page 363 / 524 » An Evaluation Technique for Binarization Algorithms |
176
click to vote
ASPLOS
1992
ACM
15 years 10 months ago
1992
ACM
The foremost goal of superscalar processor design is to increase performance through the exploitation of instruction-level parallelism (ILP). Previous studies have shown that spec...
174
click to vote
AUSAI
2009
Springer
15 years 10 months ago
2009
Springer
Research on affective computing is growing rapidly and new applications are being developed more frequently. They use information about the affective/mental states of users to adap...
168
click to vote
ATVA
2007
Springer
15 years 10 months ago
2007
Springer
Abstract. Symbolic Trajectory Evaluation (STE) is a powerful technique for hardware model checking. It is based on a 3-valued symbolic simulation, using 0,1 and X n"), where t...
175
click to vote
FCCM
2009
IEEE
15 years 10 months ago
2009
IEEE
FPGA has long been considered an attractive platform for high performance implementations of string matching. However, as the size of pattern dictionaries continues to grow, such ...
209
click to vote
EPS
1995
Springer
15 years 10 months ago
1995
Springer
PANIC (Parallelism And Neural networks In Classifier systems) is a parallel system to evolve behavioral strategies codified by sets of rules. It integrates several adaptive techni...