Sciweavers
Explore
Publications
Books
Software
Tutorials
Presentations
Lectures Notes
Datasets
Labs
Conferences
Community
Upcoming
Conferences
Top Ranked Papers
Most Viewed Conferences
Conferences by Acronym
Conferences by Subject
Conferences by Year
Tools
PDF Tools
Image Tools
Text Tools
OCR Tools
Symbol and Emoji Tools
On-screen Keyboard
Latex Math Equation to Image
Smart IPA Phonetic Keyboard
Community
Sciweavers
About
Terms of Use
Privacy Policy
Cookies
46
search results - page 10 / 10
»
An Efficient Selection Strategy for Digital Circuit Evolutio...
Sort
relevance
views
votes
recent
update
View
thumb
title
167
click to vote
MICRO
2002
IEEE
117
views
Hardware
»
more
MICRO 2002
»
Drowsy instruction caches: leakage power reduction using dynamic voltage scaling and cache sub-bank prediction
15 years 5 months ago
Download
infocenter.arm.com
On-chip caches represent a sizeable fraction of the total power consumption of microprocessors. Although large caches can significantly improve performance, they have the potentia...
Nam Sung Kim, Krisztián Flautner, David Bla...
claim paper
Read More »
« Prev
« First
page 10 / 10
Last »
Next »