Sciweavers

697 search results - page 100 / 140
» An Efficient Hardware Support for Control Data Validation
Sort
View
VLSID
2002
IEEE
123views VLSI» more  VLSID 2002»
16 years 6 months ago
Compiler-Directed Array Interleaving for Reducing Energy in Multi-Bank Memories
With the increased use of embedded/portable devices such as smart cellular phones, pagers, PDAs, hand-held computers, and CD players, improving energy efficiency is becoming a cri...
Victor Delaluz, Mahmut T. Kandemir, Narayanan Vija...
MICRO
2007
IEEE
168views Hardware» more  MICRO 2007»
16 years 8 days ago
Global Multi-Threaded Instruction Scheduling
Recently, the microprocessor industry has moved toward chip multiprocessor (CMP) designs as a means of utilizing the increasing transistor counts in the face of physical and micro...
Guilherme Ottoni, David I. August
ICCAD
2006
IEEE
131views Hardware» more  ICCAD 2006»
16 years 2 months ago
High-level synthesis challenges and solutions for a dynamically reconfigurable processor
A dynamically reconfigurable processor (DRP) is designed to achieve high area efficiency by switching reconfigurable data paths dynamically. Our DRP architecture has a stand alone...
Takao Toi, Noritsugu Nakamura, Yoshinosuke Kato, T...
IPPS
2003
IEEE
15 years 11 months ago
Importance of SIMD Computation Reconsidered
In this paper, SIMD and MIMD solutions for the realtime database management problem of air traffic control are compared. A real-time database system is highly constrained in a mul...
Will C. Meilander, Johnnie W. Baker, Mingxian Jin
DCOSS
2009
Springer
16 years 17 days ago
Combining Positioning and Communication Using UWB Transceivers
A new generation of ultra wideband (UWB) communication transceivers are becoming available which support both positioning and communication tasks. Transceiver manufacturers envisio...
Paul Alcock, Utz Roedig, Mike Hazas