Sciweavers

3677 search results - page 304 / 736
» An Architecture for Developing Context-Aware Systems
Sort
View
ICCCN
2007
IEEE
16 years 1 months ago
Lagniappe: Multi-* Programming Made Simple
—The emergence of multi-processor, multi-threaded architectures (referred to as multi- architectures) facilitates the design of high-throughput request processing systems (e.g., ...
Taylor L. Riché, R. Greg Lavender, Harrick ...
ISCAS
2003
IEEE
156views Hardware» more  ISCAS 2003»
16 years 8 hour ago
GNOMES: a testbed for low power heterogeneous wireless sensor networks
Continuing trends in sensor, semiconductor and communication systems technology (smaller, faster, cheaper) make feasible very dense networks of fixed and mobile wireless devices ...
Erik Welsh, Walt Fish, J. Patrick Frantz
DFT
2006
IEEE
85views VLSI» more  DFT 2006»
15 years 10 months ago
Inherited Redundancy and Configurability Utilization for Repairing Nanowire Crossbars with Clustered Defects
With the recent development of nanoscale materials and assembly techniques, it is envisioned to build high-density reconfigurable systems which have never been achieved by the pho...
Yadunandana Yellambalase, Minsu Choi, Yong-Bin Kim
CASES
2008
ACM
15 years 8 months ago
Exploring and predicting the architecture/optimising compiler co-design space
Embedded processor performance is dependent on both the underlying architecture and the compiler optimisations applied. However, designing both simultaneously is extremely difficu...
Christophe Dubach, Timothy M. Jones, Michael F. P....
HRI
2010
ACM
16 years 1 months ago
Robust spoken instruction understanding for HRI
—Natural human-robot interaction requires different and more robust models of language understanding (NLU) than non-embodied NLU systems. In particular, architectures are require...
Rehj Cantrell, Matthias Scheutz, Paul W. Schermerh...