2545 search results - page 91 / 509 » An Architectural Discussion on DSPL |
150
click to vote
ETS
2002
IEEE
15 years 6 months ago
2002
IEEE
This paper reports the methodologies and findings of research done by the Enterprise Social Learning Architecture (ESLA) Task into learning processes in two diverse environments w...
136
click to vote
VLSID
1996
IEEE
15 years 10 months ago
1996
IEEE
This paper presents VLSI/WSI designs for a recently introduced parallel architecture known as the folded cube-connected cycles (FCCC). We first discuss two layouts for the FCCC, i...
165
click to vote
AGENTS
1998
Springer
15 years 10 months ago
1998
Springer
Today's robotics applications require complex, real-time, high-bandwidth sensor systems. Although many such systems have been developed [12][14][17][10], integrating them int...
136
click to vote
WIESS
2000
15 years 7 months ago
2000
The HP V-Class server family provides up to 32 processors and 32 GB of memory in a single cabinet. Scalable Computing Architecture technology allows multiple V-Class cabinets to b...
185
click to vote
ICPR
2004
IEEE
16 years 7 months ago
2004
IEEE
Pattern recognition and computer vision tasks are computationally intensive, repetitive, and often exceed the capabilities of the CPU, leaving little time for higher level tasks. ...