Sciweavers

1945 search results - page 284 / 389
» An Architectural Design for Digital Objects
Sort
View
HPCA
2008
IEEE
16 years 6 months ago
Supporting highly-decoupled thread-level redundancy for parallel programs
The continued scaling of device dimensions and the operating voltage reduces the critical charge and thus natural noise tolerance level of transistors. As a result, circuits can p...
M. Wasiur Rashid, Michael C. Huang
FCCM
2006
IEEE
133views VLSI» more  FCCM 2006»
16 years 15 days ago
A Scalable FPGA-based Multiprocessor
It has been shown that a small number of FPGAs can significantly accelerate certain computing tasks by up to two or three orders of magnitude. However, particularly intensive lar...
Arun Patel, Christopher A. Madill, Manuel Salda&nt...
CHI
1999
ACM
15 years 10 months ago
i-LAND: An Interactive Landscape for Creativity and Innovation
We describe the i-LAND environment which constitutes an example of our vision of the workspaces of the future, in this case supporting cooperative work of dynamic teams with chang...
Norbert A. Streitz, Jörg Geißler, Torst...
LREC
2010
173views Education» more  LREC 2010»
15 years 8 months ago
LIMA : A Multilingual Framework for Linguistic Analysis and Linguistic Resources Development and Evaluation
The increasing amount of available textual information makes necessary the use of Natural Language Processing (NLP) tools. These tools have to be used on large collections of docu...
Romaric Besançon, Gaël de Chalendar, O...
ADHOC
2007
135views more  ADHOC 2007»
15 years 6 months ago
Mitigating the gateway bottleneck via transparent cooperative caching in wireless mesh networks
Wireless mesh networks (WMNs) have been proposed to provide cheap, easily deployable and robust Internet access. The dominant Internet-access traffic from clients causes a congest...
Saumitra M. Das, Himabindu Pucha, Y. Charlie Hu