Sciweavers

3456 search results - page 366 / 692
» Algorithms for Interface Synthesis
Sort
View
CHES
2005
Springer
82views Cryptology» more  CHES 2005»
16 years 5 days ago
Masking at Gate Level in the Presence of Glitches
Abstract. It has recently been shown that logic circuits in the implementation of cryptographic algorithms, although protected by “secure” random masking schemes, leak side-cha...
Wieland Fischer, Berndt M. Gammel
GECCO
2005
Springer
196views Optimization» more  GECCO 2005»
16 years 5 days ago
Providing information from the environment for growing electronic circuits through polymorphic gates
This paper deals with the evolutionary design of programs (constructors) that are able to create (n+2)-input circuits from n-input circuits. The growing circuits are composed of p...
Michal Bidlo, Lukás Sekanina
GECCO
2005
Springer
135views Optimization» more  GECCO 2005»
16 years 5 days ago
Parameter sweeps for exploring GP parameters
This paper describes our procedure and a software application for conducting large parameter sweep experiments in genetic and evolutionary computation research. Both procedure and...
Michael E. Samples, Jason M. Daida, Matthew J. Byo...
ASPDAC
2004
ACM
79views Hardware» more  ASPDAC 2004»
16 years 2 days ago
Preserving synchronizing sequences of sequential circuits after retiming
Abstract We propose a novel approach to preserve the synchronizing sequences of a circuit after retiming. The significance of this problem stems from the necessity of maintaining c...
Maher N. Mneimneh, Karem A. Sakallah, John Moondan...
ESAS
2004
Springer
16 years 23 hour ago
Secure AES Hardware Module for Resource Constrained Devices
Abstract. Low power consumption, low gate count, and high throughput are standard design criteria for cryptographic coprocessors designated for resource constrained devices such as...
Elena Trichina, Tymur Korkishko