4491 search results - page 854 / 899 » Algorithm Engineering |
181
click to vote
CODES
2007
IEEE
16 years 16 days ago
2007
IEEE
Caches are notorious for their unpredictability. It is difficult or even impossible to predict if a memory access results in a definite cache hit or miss. This unpredictability i...
161
click to vote
CODES
2007
IEEE
16 years 16 days ago
2007
IEEE
In this paper we present an approach to the scheduling and voltage scaling of low-power fault-tolerant hard real-time applications mapped on distributed heterogeneous embedded sys...
171
click to vote
CODES
2007
IEEE
16 years 16 days ago
2007
IEEE
This paper proposes a low power VLIW processor generation method by automatically extracting non-redundant activation conditions of pipeline registers for clock gating. It is impo...
159
click to vote
CODES
2007
IEEE
16 years 16 days ago
2007
IEEE
Networks on Chip (NoC) have emerged as the design paradigm for scalable System on Chip communication infrastructure. A growing number of applications, often with firm (FRT) or so...
165
click to vote
CODES
2007
IEEE
16 years 16 days ago
2007
IEEE
Performance analysis of microprocessors is a critical step in defining the microarchitecture, prior to register-transfer-level (RTL) design. In complex chip multiprocessor systems...